



# 2.7 V to 5.25 V, Micro Power, Dual-Channel, 200 kSPS, 12-Bit ADC in 8-Pin $\mu$ SOIC

## Preliminary Technical Data

## AD7887

### FEATURES

Specified for  $V_{DD}$  of 2.7 V to 5.25 V

200ksps at 5V Supplies

125ksps at 3V Supplies

Flexible Power/Throughput Rate Management

700  $\mu$ A max @ 200 kSPS Throughput.

70  $\mu$ A max @ 10 kSPS Throughput

Shut Down Mode: 1 $\mu$ A max

One/Two Single-Ended Inputs

Serial Interface: SPI/QSPI/ $\mu$ Wire/DSP

8-Pin Narrow SOIC and  $\mu$ SOIC Packages

### APPLICATIONS

Battery-Powered Systems (Personal Digital Assistants,  
Medical Instruments, Mobile Communications)

Instrumentation and Control Systems

High Speed Modems


### GENERAL DESCRIPTION

The AD7887 is a high speed, low power, 12-bit ADC that operates from a single 2.7 V to 5.25 V power supply. The AD7887 is capable of 200 ksp throughput rate. The input track-and-hold acquires a signal in 500 ns and features a single ended sampling scheme. The output coding for the AD7887 is straight binary and the part is capable of converting full power signals up to 3MHz.

The AD7887 can be configured for either dual or single channel operation, via the on-chip Control Register. There is a default single-channel mode which allows the AD7887 to be operated as a read-only ADC. In single-channel operation, there is one analog input (AIN0) with the  $V_{REF}/AIN1$  pin assuming its  $V_{REF}$  function. This  $V_{REF}$  pin allows the user access to the part's internal +2.5V reference or the  $V_{REF}$  pin can be overdriven by an external reference to provide the reference voltage for the part. This external reference voltage has a range of +2.5V to  $V_{DD}$ . The analog input range on AIN0 is 0 to  $+V_{REF}$ .

In dual-channel operation, the  $V_{REF}/AIN1$  pin assumes its AIN1 function, providing a second analog input channel. In this case, the reference voltage for the part is provided via the  $V_{DD}$  pin. As a result, the input voltage range on both the AIN0 and AIN1 inputs is 0 to  $V_{DD}$ .

### FUNCTIONAL BLOCK DIAGRAM



CMOS construction ensures low power dissipation of typically 2 mW for normal operation and 3  $\mu$ W in power-down mode. The part is available in a 8 -lead narrow body small outline (SOIC) and a 8 -lead micro small outline ( $\mu$ SOIC) package.

### PRODUCT HIGHLIGHTS

1. Smallest 12-Bit Dual/Single -Channel ADC; 8 -lead micro small outline ( $\mu$ SOIC) package.
2. Lowest Power 12-Bit Dual/Single-channel ADC.
3. Flexible power management options including automatic powerdown after conversion.
4. Read-Only ADC Capability.
5. Analog input range from 0 V to  $V_{REF}$ .
6. Versatile serial I/O port (SPI/QSPI/ $\mu$ Wire/DSP Compatible).

Prelim B1 12/97

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

© Analog Devices, Inc., 1996

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 617/329-4700 Fax: 617/326-8703

# AD7887—SPECIFICATIONS<sup>1</sup>

( $V_{DD} = +2.7\text{ V}$  to  $+5.25\text{ V}$ ,  $V_{REF} = 2.5\text{ V}$  External/Internal Reference unless otherwise noted,  $f_{SCLK} = 3.2\text{ MHz}$  ( $V_{DD} = +4.75\text{ V}$  to  $+5.25\text{ V}$ );  $f_{SCLK} = 2\text{ MHz}$  ( $V_{DD} = +2.7\text{ V}$  to  $+3.6\text{ V}$ );  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

Parameter	A Version <sup>1</sup>	B Version <sup>1</sup>	Units	Test Conditions/Comments
<b>DYNAMIC PERFORMANCE</b>				
Signal to Noise + Distortion Ratio <sup>2</sup> (SNR)	70	71	dB min	Typically SNR is 72 dB $V_{IN} = 10\text{ kHz}$ Sine Wave, $f_{SAMPLE} = 200\text{ kHz}$
Total Harmonic Distortion (THD)	-78	-78	dB max	$V_{IN} = 10\text{ kHz}$ Sine Wave, $f_{SAMPLE} = 200\text{ kHz}$
Peak Harmonic or Spurious Noise	-78	-78	dB max	$V_{IN} = 10\text{ kHz}$ Sine Wave, $f_{SAMPLE} = 200\text{ kHz}$
Intermodulation Distortion (IMD)				
Second Order Terms	-78	-80	dB typ	$f_a = 9.983\text{ kHz}$ , $f_b = 10.05\text{ kHz}$ , $f_{SAMPLE} = 200\text{ kHz}$
Third Order Terms	-78	-80	dB typ	$f_a = 9.983\text{ kHz}$ , $f_b = 10.05\text{ kHz}$ , $f_{SAMPLE} = 200\text{ kHz}$
Channel-to-Channel Isolation	-90	-90	dB typ	$V_{IN} = 25\text{ kHz}$
Full Power Bandwidth			MHz typ	@ 3 dB
<b>DC ACCURACY</b>				
Resolution	12	12	Bits	Any Channel
Integral Nonlinearity	$\pm 2$	$\pm 1$	LSB max	Guaranteed No Missed Codes to 12 Bits.
Differential Nonlinearity	$\pm 1$	$\pm 1$	LSB max	
Total Unadjusted Error	$\pm 3$	$\pm 3$	LSB typ	
Offset Error	$\pm 3$	$\pm 3$	LSB max	
Offset Error Match	3	3	LSB max	
Positive Full-Scale Error	$\pm 3$	$\pm 3$	LSB max	
Positive Full-Scale Error Match	3	3	LSB max	
<b>ANALOG INPUT</b>				
Input Voltage Ranges	0 to $V_{REF}$	0 to $V_{REF}$	Volts	
Leakage Current	$\pm 1$	$\pm 1$	$\mu\text{A}$ max	
Input Capacitance	20	20	pF typ	
<b>REFERENCE INPUT/OUTPUT</b>				
$REF_{IN}$ Input Voltage Range	$2.3/V_{DD}$	$2.3/V_{DD}$	V min/max	Functional from 1.2 V
Input Impedance	10	10	k $\Omega$ typ	
$REF_{OUT}$ Output Voltage	2.4/2.6	2.4/2.6	V min/max	
$REF_{OUT}$ Tempco	20	20	ppm/ $^{\circ}\text{C}$ typ	
<b>LOGIC INPUTS</b>				
Input High Voltage, $V_{INH}$	2.4	2.4	V min	$V_{DD} = 4.75\text{ V}$ to $5.25\text{ V}$ $V_{DD} = 2.7\text{ V}$ to $3.6\text{ V}$ $V_{DD} = 2.7\text{ V}$ to $5.25\text{ V}$ Typically 10 nA, $V_{IN} = 0\text{ V}$ or $V_{DD}$
	2.1	2.1	V min	
Input Low Voltage, $V_{INL}$	0.8	0.8	V max	
Input Current, $I_{IN}$	$\pm 10$	$\pm 10$	$\mu\text{A}$ max	
Input Capacitance, $C_{IN}$ <sup>3</sup>	10	10	pF max	
<b>LOGIC OUTPUTS</b>				
Output High Voltage, $V_{OH}$	$V_{DD} - 0.5$	$V_{DD} - 0.5$	V min	$I_{SOURCE} = 200\text{ }\mu\text{A}$ $V_{DD} = 2.7\text{ V}$ to $5.25\text{ V}$ $I_{SINK} = 200\text{ }\mu\text{A}$
Output Low Voltage, $V_{OL}$	0.4	0.4	V max	
Floating-State Leakage Current	$\pm 10$	$\pm 10$	$\mu\text{A}$ max	
Floating-State Output Capacitance <sup>4</sup>	10	10	pF max	
Output Coding	Straight (Natural) Binary			
<b>CONVERSION RATE</b>				
Throughput Time	16	16	SCLK cycles	Conversion Time + Acquisition Time. 200ksps with 3.2MHz clock and 125ksps with 2MHz clock
Track/Hold Acquisition Time	1.5	1.5	SCLK cycles	
Conversion Time	14.5	14.5	SCLK cycles	4.5 $\mu\text{s}$ (3.2MHz clock); 7.25 $\mu\text{s}$ (2MHz clock)

Parameter	A Version <sup>1</sup>	B Version <sup>1</sup>	Units	Test Conditions/Comments
<b>POWER REQUIREMENTS</b>				
V <sub>DD</sub>	+2.7/+5.25	+2.7/+5.25	V min/max	
I <sub>DD</sub>				
Normal Mode <sup>4</sup>	700	700	μA max	f <sub>SAMPLE</sub> = 100 ksps
Using Standby Mode	450	450	μA max	f <sub>SAMPLE</sub> = 10 ksps
Using Shutdown Mode	70	70	μA max	f <sub>SAMPLE</sub> = 1 ksps
Using Shutdown Mode	8	8	μA max	
Standby Mode	200	200	μA max	V <sub>DD</sub> = 2.7 V to 5.25 V
Shutdown Mode	3	3	μA max	V <sub>DD</sub> = 4.75 V to 5.25 V
Shutdown Mode	1	1	μA max	V <sub>DD</sub> = 2.7 V to 3.6 V
Normal Mode Power Dissipation	3.5	3.5	mW max	V <sub>DD</sub> = 5V.
	2.1	2.1	mW max	V <sub>DD</sub> = 3V
Shutdown Power Dissipation	15	15	μW max	V <sub>DD</sub> = 5 V
	3	3	μW max	V <sub>DD</sub> = 3 V
Standby Power Dissipation	1	1	mW max	V <sub>DD</sub> = 5V
	600	600	μW max	V <sub>DD</sub> = 3V

## NOTES

<sup>1</sup>Temperature ranges as follows: A, B Versions: -40°C to +85°C.<sup>2</sup>SNR calculation includes distortion and noise components.<sup>3</sup>Sample tested @ +25°C to ensure compliance.<sup>4</sup>All digital inputs @ GND except CS @ V<sub>DD</sub>. No load on the digital outputs. Analog inputs @ GND.<sup>5</sup>SCLK @ GND when SCLK off. All digital inputs @ GND except for CS @ V<sub>DD</sub>. No load on the digital outputs. Analog inputs @ GND.

Specifications subject to change without notice.

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**(T<sub>A</sub> = +25°C unless otherwise noted)

V <sub>DD</sub> to AGND	-0.3 V to +7 V
V <sub>DD</sub> to DGND	-0.3 V to +7 V
Analog Input Voltage to AGND	-0.3 V to V <sub>DD</sub> + 0.3 V
Digital Input Voltage to DGND	-0.3 V to V <sub>DD</sub> + 0.3 V
Digital Output Voltage to DGND	-0.3 V to V <sub>DD</sub> + 0.3 V
REF <sub>IN</sub> /REF <sub>OUT</sub> to AGND	-0.3 V to V <sub>DD</sub> + 0.3 V
Input Current to Any Pin Except Supplies <sup>2</sup>	±10 mA
Operating Temperature Range	
Commercial (A, B Versions)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+150°C
μSOIC, SOIC Package, Power Dissipation	450 mW
θ <sub>JA</sub> Thermal Impedance	140°C/W (μSOIC) 160°C/W (SOIC)
θ <sub>JC</sub> Thermal Impedance	44°C/W (μSOIC) 56°C/W (TSSOP)
Lead Temperature, Soldering	
Vapor Phase (60 secs)	+215°C
Infrared (15 secs)	+220°C

## NOTES

<sup>1</sup>Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.<sup>2</sup>Transient currents of up to 100 mA will not cause SCR latch up.**ORDERING GUIDE**

Model	Linearity Error (LSB) <sup>1</sup>	Package Option <sup>2</sup>
AD7887AR	±2	R-8
AD7887BR	±1	R-8
AD7887ARM	±2	RM-8
EVAL-AD7887CB <sup>3</sup>	Evaluation Board	
EVAL-CONTROL BOARD <sup>4</sup>	Controller Board	

## NOTES

<sup>1</sup>Linearity error here refers to integral linearity error.<sup>2</sup>R = SOIC; RM = μSOIC.<sup>3</sup>This can be used as a stand-alone evaluation board or in conjunction with the EVAL-CONTROL BOARD for evaluation/demonstration purposes.<sup>4</sup>This board is a complete unit allowing a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.**CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although these devices feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

TIMING SPECIFICATIONS<sup>1</sup>

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub> (A, B Versions)		Units	Description
	4.75 to 5.25 V	2.7 to 3.6V		
f <sub>SCLK</sub>	3.2	3.2	MHz max	V <sub>DD</sub> = +4.75V to +5.25 V
	2	2	MHz max	V <sub>DD</sub> = +2.7 V to +3.6 V
t <sub>CONVERT</sub>	14.5 t <sub>SCLK</sub>	14.5 t <sub>SCLK</sub>		Throughput Time = t <sub>CONVERT</sub> + t <sub>acq</sub> = 16 t <sub>SCLK</sub>
t <sub>acq</sub>	1.5 t <sub>SCLK</sub>	1.5 t <sub>SCLK</sub>		Throughput Time = t <sub>CONVERT</sub> + t <sub>acq</sub> = 16 t <sub>SCLK</sub>
t <sub>1</sub>	tbd	tbd	ns min	$\overline{\text{CS}}$ to SCLK Setup Time
t <sub>2</sub> <sup>3</sup>	50	90	ns max	Delay from $\overline{\text{CS}}$ Until DOUT 3-State Disabled
t <sub>3</sub> <sup>3</sup>	0	0	ns min	DIN Time Following $\overline{\text{CS}}$
t <sub>4</sub> <sup>3</sup>	75	115	ns max	Data Access Time After SCLK Falling Edge
t <sub>5</sub>	40	60	ns min	Data Setup Time Prior to SCLK Rising Edge
t <sub>6</sub>	20	30	ns min	Data Valid to SCLK Hold Time
t <sub>7</sub>	0.4 t <sub>SCLK</sub>	0.4 t <sub>SCLK</sub>	ns min	SCLK High Pulse Width
t <sub>8</sub>	0.4 t <sub>SCLK</sub>	0.4 t <sub>SCLK</sub>	ns min	SCLK Low Pulse Width
t <sub>9</sub>	tbd	tbd	ns min	SCLK to $\overline{\text{CS}}$ Hold Time
t <sub>10</sub> <sup>4</sup>	50	50	ns max	$\overline{\text{CS}}$ Rising Edge to DOUT High Impedance

## NOTES

<sup>1</sup>Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V<sub>DD</sub>) and timed from a voltage level of 1.6 Volts.

<sup>2</sup>Mark/Space ratio for the SCLK input is 40/60 to 60/40.

<sup>3</sup>Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.0 V.

<sup>4</sup>t<sub>10</sub> is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t<sub>10</sub>, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.

Specifications subject to change without notice.





Figure 1. Load Circuit for Digital Output Timing Specifications

## PINCONFIGURATION



## PINFUNCTIONDESCRIPTION

Pin No.	Pin Mnemonic	Function
1	$\overline{\text{CS}}$	Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7887 and also frames the serial data transfer. When the AD7887 operates in its default mode, the $\overline{\text{CS}}$ pin also acts as the shutdown pin such that with the $\overline{\text{CS}}$ pin high, the AD7887 is in its power-down mode.
2	$V_{\text{DD}}$	Power Supply Input. The $V_{\text{DD}}$ range for the AD7887 is from +2.7V to +5.25V. When the AD7887 is configured for two-channel operation, this pin also provides the reference source for the part.
3	GND	Ground pin. This pin is the ground reference point for all circuitry on the AD7887. In systems with separate AGND and DGND planes, these planes should be tied together as close as possible to this GND pin. Where this is not possible, this GND pin should connect to the AGND plane.
4	$\text{AIN1}/V_{\text{REF}}$	Analog Input 1/Voltage Reference Input. In single-channel mode, this pin becomes the reference input/output. In this case, the user can either access the internal +2.5V reference or overdrive the internal reference with the voltage applied to this pin. The reference voltage range for an externally-applied reference is 1.2V to $V_{\text{DD}}$ . In two-channel mode, this pin provides the second analog input channel AIN1. The input voltage range on AIN1 is 0 to $V_{\text{DD}}$ .
5	AIN0	Analog Input 0. In single-channel mode, this is the analog input and the input voltage range is 0 to $V_{\text{REF}}$ . In dual-channel mode, it has an analog input range of 0 to $V_{\text{DD}}$ .
6	DIN	Data In. Logic Input. Data to be written to the AD7887's Control Register is provided on this input and is clocked into the register on the falling edge of SCLK (see Control Register section). The AD7887 can be operated as a single-channel read-only ADC by tying the DIN line permanently to GND.
7	DOUT	Data Out. Logic Output. The conversion result from the AD7887 is provided on this output as a serial data stream. The bits are clocked out on the rising edge of the SCLK input. The data stream consists of four leading zeros followed by the 12-bits of conversion data which is provided MSB first.
8	SCLK	Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part and writing serial data to the Control Register. This clock input is also used as the clock source for the AD7887's conversion process.

## CONTROL REGISTER

The Control Register on the AD7887 is an 8-bit, write-only register. Data is loaded from the DIN pin of the AD7887 on the falling edge of SCLK. The data is transferred on the DIN line at the same time as the conversion result is read from the part. This requires 16 serial clocks for every data transfer. Only the information provided on the first 8 falling clock edges (after  $\overline{CS}$ ) is loaded to the Control Register. MSB denotes the first bit in the data stream. The bit functions are outlined in Table I.

Table I. Control Register

MSB							
DONTC	ZERO	REF	SIN/DUAL	CH	ZERO	PM1	PM0
DONTC	Don't Care. The value written to this bit of the Control Register is a don't care i.e. it doesn't matter if the bit is 0 or 1.						
ZERO	A zero must be written to this bit to ensure correct operation of the AD7887.						
REF	Reference bit. With a 0 in this bit, the on-chip reference is enabled. With a 1 in this bit, the on-chip reference is disabled.						
SIN/DUAL	Single/Dual Bit. This bit determines whether the AD7887 operates in single-channel or dual-channel mode. A 0 in this bit selects single-channel and the AIN1/ $V_{REF}$ pin assumes its $V_{REF}$ function. A 1 in this bit selects dual-channel mode and the reference voltage for the ADC is internally connected to $V_{DD}$ and the AIN1/ $V_{REF}$ pin assumes it AIN1 function as the second analog input channel.						
CH	Channel Bit. When the part is selected for dual-channel mode, this bit determines which channel will be converted for the next conversion. A 0 in this bit selects the AIN0 input while a 1 in this bit selects the AIN1 input. In single-channel mode, this bit should always be 0.						
ZERO	A zero must be written to this bit to ensure correct operation of the AD7887.						
PM1, PM0	Power Management Bits. This two bits decode the mode of operation of the AD7887 as described below.						
	PM1	PM0	Mode				
	0	0	Mode 1. In this mode, the AD7887 enters shutdown if the $\overline{CS}$ input is 1 and is in full power mode when $\overline{CS}$ is 0. Thus the part comes out of shutdown on the falling edge of $\overline{CS}$ and enters shutdown on the rising edge of $\overline{CS}$ .				
	0	1	Mode 2. In this mode, the AD7887 is always fully powered-up regardless of the status of any of the logic inputs.				
	1	0	Mode 3. In this mode, the AD7887 automatically enters shutdown mode at the end of each conversion regardless of the state of $\overline{CS}$ .				
	1	1	Mode 4. In this standby mode where portions of the AD7887 are powered down but the on-chip reference voltage remains powered-up. It means that the reference voltage is available for use external to the AD7887 when in Standby. The REF bit should be 0 to ensure the on-chip reference is enabled.				

### CIRCUIT INFORMATION

The AD7887 is a fast, low-power, 12-bit, single supply, single-channel/dual-channel A/D converter. The part can be operated from +3V (+2.7V to +3.6V) supply or from +5V (+4.75V to +5.25V) supply. When operated from a +5V supply, the AD7887 is capable of throughput rates of 200ksps when provided with a 3.2MHz clock. When operated from +3V supplies, the clock is restricted to 2MHz allowing a throughput rate of 125ksps.

The AD7887 provides the user with an on-chip track/hold, A/D converter, reference and serial interface housed in an 8-pin package. The serial clock input accesses data from the part but also provides the clock source for the successive-approximation A/D converter. The part can be configured for single-channel or dual-channel operation. When configured as a single-channel part, the analog input range is 0 to  $V_{REF}$  (where the externally-applied  $V_{REF}$  can be between +1.2V and  $V_{DD}$ ). When the AD7887 is configured for two input channels, the input range is determined by internal connections to be 0 to  $V_{DD}$ .

If single-channel operation is required, the AD7887 can be operated in a read-only mode by tying the DIN line permanently to GND. For applications where the user wants to change the mode of operation or wants to operate the AD7887 as a dual-channel A/D converter, the DIN line can be used to clock data into the part's Control Register.

### MODES OF OPERATION

The AD7887 has a number of different modes of operation. These are designed to provide flexible power management options. These options can be chosen to optimize the power dissipation/throughput rate ratio for differing application requirements. The modes of operation are controlled by the PM1 and PM0 bits of the Control Register as outlined previously. For read-only operation of the AD7887, the default mode of all 0's in the Control Register can be set up by tying the DIN line permanently low.

#### Mode 1 (PM1=0, PM0=0)

This mode allows the user to control the powering-down of the part via the  $\overline{CS}$  pin. Whenever  $\overline{CS}$  is low, the AD7887 is in its fully-powered mode; whenever  $\overline{CS}$  is high, the AD7887 is in its power-down mode. When  $\overline{CS}$  goes from high to low, all on-chip circuitry starts to power up. It takes approximately, 5 $\mu$ s for the AD7887 internal circuitry to be fully powered-up. As a result, a conversion (or sample-and-hold acquisition) should not be initiated during this 5 $\mu$ s.

Figure 2 shows a general diagram of the operation of the AD7887 in this mode. The input signal is sampled on the second rising edge of SCLK following the  $\overline{CS}$  falling edge. The user should ensure that 5 $\mu$ s elapses between the falling edge of  $\overline{CS}$  and the first rising edge of SCLK. In microcontroller applications, this is readily achievable by driving the  $\overline{CS}$  input from one of the port lines and ensuring that the serial data read (from the microcontrollers serial port) is not initiated for 5 $\mu$ s. In DSP applications, where the  $\overline{CS}$  is generally derived from the serial frame synchronisation line, it is usually not possible to separate the  $\overline{CS}$  falling edge and SCLK by up to 5 $\mu$ s. Therefore, the user will need to write to the Control Register to exit this mode and (by writing PM1=0 and PM0=1) put the part into Mode 2. A second conversion will then need to be initiated when the part is powered-up to get a conversion result. The write operation which takes place in conjunction with this second conversion can put the part back into Mode 1 and the part will go into power-down mode when  $\overline{CS}$  returns high.




Figure 2. MODE 1 Operation




Figure 3. MODE 2 Operation

**Mode 2 (PM1=0, PM0=1)**

In this mode of operation, the AD7887 remains fully powered-up regardless of the status of the  $\overline{CS}$  line. It is intended for fastest throughput rate performance as the user does not have to worry about the 5 $\mu$ s power-up time mentioned previously. Figure 3 shows the general diagram of the operation of the AD7887 in this mode.

The data presented to the AD7887 on the DIN line during the first eight clock cycles of the data transfer are loaded to the Control Register. To continue to operate in this mode, the user must ensure that PM1 is loaded with 0 and PM0 is loaded with 1 on every data transfer.

The falling edge of  $\overline{CS}$  initiates the sequence and the input signal is sampled on the second rising edge of the SCLK input. Sixteen serial clock cycles are required to complete the conversion and access the conversion result. Once a data transfer is complete ( $\overline{CS}$  has returned high), another conversion can be initiated immediately by bringing  $\overline{CS}$  low again.

**Mode 3 (PM1=1, PM0=0)**

In this mode, the AD7887 automatically enters its power-down mode at the end of every conversion. It is similar to Mode 1 except that the status of  $\overline{CS}$  does not have any effect on the power-down status of the AD7887.

Figure 4 shows the general diagram of the operation of the AD7887 in this mode. When  $\overline{CS}$  goes from high to low, all on-chip circuitry starts to power up. It takes approximately, 5 $\mu$ s for the AD7887 internal circuitry to be fully powered-up. As a result, a conversion (or sample-and-hold acquisition) should not be initiated during this 5 $\mu$ s. The input signal is sampled on the second rising edge of SCLK following the  $\overline{CS}$  falling edge. The user should ensure that 5 $\mu$ s elapses between the falling edge of  $\overline{CS}$  and the first rising edge of SCLK. In microcontroller applications, this is readily achievable by driving the  $\overline{CS}$  input from one of the port lines and ensuring that the serial data read (from the microcontrollers serial port) is not initiated for 5 $\mu$ s. In DSP applications, where the  $\overline{CS}$  is generally derived from the serial frame synchronisation line, it is not possible to separate the  $\overline{CS}$  falling edge and SCLK by up to 5 $\mu$ s. Therefore, the user will need to write to the Control Register to exit this mode and (by writing PM1=0 and PM0=1) put the part into Mode 2. A second conversion will then need to be initiated when the part is powered-up to get a conversion result. The write operation which takes place in conjunction with this second conversion can put the part back into Mode 3 and the part will go into power-down mode when the conversion sequence ends.

**Mode 4 (PM1=1, PM0=1)**

In this standby mode, all on-chip circuitry, apart from the on-chip reference, is powered-down. The mode is useful for applications where the AD7887 is being powered-down but the on-chip reference is required for use external to the part.




Figure 4. MODE 3 Operation



## SERIAL INTERFACE

Figure 5 shows the detailed timing diagrams for serial interfacing to the AD7887. The serial clock provides the conversion clock and also controls the transfer of information to and from the AD7887 during conversion.

$\overline{CS}$  initiates the data transfer and conversion process. For some modes, the falling edge of  $\overline{CS}$  wakes up the part. In all cases, it gates the serial clock to the AD7887 and puts the on-chip track/hold into track mode. The input signal is sampled on the second rising edge of the SCLK input after the falling edge of  $\overline{CS}$ . Thus, the first one and one-half clock cycles after the falling edge of  $\overline{CS}$  are when the acquisition of the input signal takes place. This time is denoted as the acquisition time ( $t_{acq}$ ). In modes where the falling edge of  $\overline{CS}$  wakes up the part, the acquisition time must allow for the wake-up time of 5 $\mu$ s. The on-chip track/hold goes from track mode to hold mode on the second rising edge of SCLK and a conversion is also initiated on this edge. The conversion process takes a further fourteen and one-half SCLK cycles to complete.

In dual-channel operation, the input channel which is sampled is the one which was selected in the previous write to the Control Register. Thus, in dual-channel operation the user must write ahead the channel for conversion. In other words, the user must write the channel address for the next conversion while the present conversion is in progress.

Writing of information to the Control Register takes place on the first 8 rising edges of SCLK in a data transfer. The Control Register is always written to when a data transfer takes place. However, the AD7887 can be operated in a read-only mode by tying DIN low, thereby loading all 0's to the Control Register every time. When operating the AD7887 in write/read mode, the user must be careful to always set up the correct information on the DIN line when reading data from the part.

Sixteen serial clock cycles are required to perform the conversion process and to access data from the AD7887. Data is provided on the sixteen rising edges of SCLK in the conversion process. The first rising clock edge on the SCLK clock has the first leading zero provided. Subsequent bits are clocked out on the falling edge of SCLK so that they are provided to the processor on the following rising edge. Thus, the second leading zero is clocked out on the falling edge subsequent to the first rising edge and the first bit of the conversion result (MSB) is provided on the fifth rising clock edge having been clocked out on the previous falling edge. The final bit in the data transfer is provided on the sixteenth rising edge, having been clocked out on the previous falling edge.




Figure 5. Serial Interface Timing Diagram